TY Electronics Semester V

		Walc		of Engineering				
				2025-26				
			Course 1	Information				
Progr	amme			nics Engineering)				
	Semester		Third Year B. Te					
	e Code		7EN301	, 2011				
	e Name		Digital Signal Pro	ocessing				
	d Requisi	tes•	Signals and Syste					
Desire	u requisi	ics.	biginais and bysic	71113				
	Teaching	Schome		Evamination S	cheme (Marks)			
Lectu		3 Hrs/week	MSE	ISE	ESE	Total		
Lectu		3 THS/ WCCK	30	20	50	100		
			30			100		
				Cred	its: 3			
				Ohioai				
-	TD 111 .	1		Objectives	•			
1				igital Signal Proces				
3			t	evelopment of DSP	ltirate DSP systems	•		
3	10 enabl			rith Bloom's Taxon				
At the	end of the		ents will be able to		nomy Level			
CO1			ransform in efficien			Evaluate		
CO2			r Discrete Time sy			Analyze		
CO3			tal Filters with give			Create		
CO4				P and Wavelet Train	nsform	Understand		
	Describe	the fundamenta	is of White face DS	T dild Wavelet Tidi	13101111	Chacistana		
Modu	le		Module C	Contents		Hours		
		rete Fourier Tra	ansform and its C					
				_	ent Computation of			
I	the	Discrete Fourie	er Transform, De	ecimation-in-Time	FFT Algorithms,	7		
		Decimation-in-Frequency FFT Algorithms, Implementation of FFT						
			ystems, Lattice Stru					
			ete-Time Systems		E .: C: :			
II					e Equations, Signal e Structures of FIR	5		
		ems, Basic Netw		ce Equations, basic	Structures of FIR			
			iques-FIR Filters:					
					rties of commonly			
III			•	•	•	8		
		used windows, Linear Phase property of FIR Filter, Kaiser Window Filter design, Discrete Time Differentiator						
		Filter Design Techniques-IIR Filters:						
IV	I	Introduction, Design of Discrete-time IIR Filters from Continuous-time Filters,						
1 ,	Filter Design by In			7				
			ations of Low pass gnal Processing:	s IIR Filters				
17					rate conversion,	7		
V					on, Sampling rate	7		
		ersion for Band ji ications of Multi	pass signals, Sampl Trate DSP					
	ТУРРІ	ications of willi	1410 1701					

VI	VI STFT, Wavelets representation, Haar Wavelet, Daubachis Wavelet, Filter Bank representation								
	Textbooks								
1	"Digital Signal Processing", Sanjit K. Mitra Tata McGraw-Hill Publication 4 th edition								
	References								
1	"Advanced Digital Signal Processing", J. G. Proakis, Prentice Hall India	, 2007							
	Useful Links								
1	NPTEL								

						CO	-PO M	apping	,					
	Programme Outcomes (PO)										PS	PSO		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3													2
CO2		3												2
CO3				2										2
CO4	2													2

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		Walc	hand College	of Engineerin					
			1	2025-26					
			Course	Information					
Progr	amme		B. Tech. (Electro	nics Engineering)					
	Semester		2025-26 Year B.						
	Course Code 7EN302								
	se Name		Embedded System	m Dagiam					
		4			C : 4 11.1				
Desire	ed Requisi	tes:	Microcontroller I	Peripherals and Int	erfacing theory and lab	1			
	Teaching			1	Scheme (Marks)				
Lectu	re	3 Hrs/week	MSE	ISE	ESE	Total			
Tutor	ial		30	20	50	100			
				Cre	dits: 3				
			Course	Objectives					
1	To illusti	rate the features	of ARM architectu	ire.					
_	To provi	de the knowledg	e of different hard	ware peripherals a	nd programming of dif	ferent			
2		ipherals of ARM7 based controller. Ex. LPC2148 / LPC1768							
3	To empo	wer the students	for the design and	development of e	mbedded system.				
4	To encou	rage students to	provide solution f	or real world prob	lems using embedded s	ystems .			
			Outcomes (CO) w		onomy Level				
			ents will be able to	<u>′</u>					
CO1	+		•	operation of internal peripherals of ARM microcontroller					
CO2		•	ogram to configure	e and use internal j	peripherals ARM	Apply			
CO3		microcontroller Analyse program and find operating parameters of peripheral in ARM							
COS	microcoi		d operating parame	eters of peripheral	in ARIVI	Analyse			
CO4			l embedded systen	n using embedded	C programming and				
004	_	crocontroller.	i cinocaaca system	i using cinocuacu	c programming and	Create			
	7 HCVI III	erocontroller.							
Modu	ıle		Module	Contents		Hours			
1,1044		itecture	ivioduit	Contents		110415			
			M3 Architecture	Memory organiza	tion, Programmers				
I					rogram Status Register	, 6			
					Accelerator module,	,			
			chitecture of ARM		,				
	Emb	edded C Progra	ımming						
	Intro	duction to ARM	7 / ARM Cortex M						
II					gramming, Startup code	2, 8			
"			yout, PLL configu						
	programming, boot-loader, In Application Programming. External Peripheral								
			ritch, LCD, Motor,						
		_	of ARM Microco		autuallan EIO IDO				
III		Interrupt system in ARM7 / ARM Cortex M3, Interrupt Controller, FIQ, IRQ,							
		Non-vectored interrupt, Software interrupt, Interrupt latency, Nested interrupts, External interrupts, Interrupt configuration and Programming examples							
	Exter	nai mierrupts, Ir	nerrupi configurati	ion and Programm	ing examples				

IV	Peripherals of ARM Microcontroller Block diagram of Timers, role of prescaler, Capture and Match facility of timer and configuration of it using registers, Pulse Width Modulator, RTC operation and Programming, Watch dog timer, Analog to digital converter, Digital to analog converter and their programming	8
	Communication Protocols	
V	On chip serial ports, Serial port programming, setting baud rate, Using UART buffer, printf for serial data transfer, interrupt based serial port handling, I2C protocol, Using I2C for interfacing external EEPROM, SPI protocol and programming.	7
VI	RTOS Based Embedded System Design: Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multi processing and Multitasking, Task Scheduling.	4
	Textbooks	
	Andrew Sloss, ARM System Developer's Guide, Elsevier India, 2005	
1	Andrew Sloss, ARM System Developer's Guide, Elsevier India, 2005	
2	Joseph Yiu, "The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Proces	ssors",
2	Newnes; 3rd edition	ŕ
3	"Textbook of EMBEDDED SYSTEM", NA. VIKRAMAN	
4	"Introduction to Microprocessor Based Systems Using the ARM Processor" by Kris	Schindler
5	Embedded Microcomputer Systems – Real Time Interfacing – Jonathan W. Valvano Learning; Third or later edition.	; Cengage
	·	
	References	
1	ARM inc, ARM Reference Manual, ARM, inc., NA, 2011	
2	Technical references, data sheets and user manuals of respective controller	
3	Yifeng Zhu, "Embedded Systems with Arm Cortex-M Microcontrollers in Assembly Language and C", E-Man Press LL	У
4	Frank Vahid and Tony Givargis, "Embedded System Design", Wiley	
5	Embedded Microcomputer Systems – Real Time Interfacing – Jonathan W. Valvano Learning; Third or later edition.	; Cengage
	· · · · · · · · · · · · · · · · · · ·	
	Useful Links	
1	https://nptel.ac.in/	
2	https://in.coursera.org/	
3	https://www.nxp.com/	
4	https://www.arm.com/	
5	http://www.embeddedworld.com/	

	CO-PO Mapping													
		Programme Outcomes (PO)										PSO		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3													
CO2	3													
CO3		3			3									
CO4			3											

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO.

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		W		ge of Engineerii							
			1	ided Autonomous Insti	tute)						
				Y 2025-26							
				se Information							
Progra	Programme B.Tech. (Electronics Engineering)										
Class,	Semes	ster	Third Year B. Tec	h., Sem. VI							
Cours	e Code	e	7EN303								
Cours	e Nam	e	CMOS Digital VL	CMOS Digital VLSI Design							
Desire	d Req	uisites:	Digital Electronics Microelectronics	s, Electronic Circuits	Analysis and Desig	gn,					
Te	eachin	g Scheme		Examination So	cheme (Marks)						
Lectur		2 Hrs/week	MSE	ISE	ESE		Fotal				
Tutori	ial	1 Hrs/week	30	20	50		100				
Practi	cal	-			l						
Intera		_		Cred	its: 3						
			Cou	rse Objectives							
1	Expl	ain the long and		S transistor models v	vith emphasis on uni	ified mo	odel.				
2				ring process of MOS							
3		cplain the considerations in optimizing the physical dimensions of MOS transistors in obtaining									
		e trade-off between area, speed and power requirements of CMOS based systems.									
4 Develop the logical and design skills of CMOS combinational and sequential logic circuits.											
A 4 4la a	1 -6		,) with Bloom's Tax	onomy Level						
			students will be abl	ical principles invol	yed in the process	e of I	Understand				
CO1		ifacturing of CN		icai principies invol	ived in the process	5 01	Onderstand				
CO2				S transistors and Int	erconnects.		Apply				
CO3				volved with MOS de		1OS	Analyze				
			area, speed and pow								
CO4				oinational Logic circu		ogic	Create				
	Circu	iits by consider	ing the performance	parameters like area	i, speed and power.						
Mada	la la		Mad	ula Cantanta			Пония				
Modu		IOC Tuancista		ule Contents			Hours				
I		IOS Transistor IOS Transistor I		ons, Dynamic Behav	iour Secondary Effe	ects	3				
1				Technology Scaling.		,	J				
			Process for CMOS	<u> </u>							
II	P	hotolithography	, Design Rules,	Packaging Integra	ted Circuits, Ther	mal	2				
		Considerations in Packaging.									
		MOS Inverter		CI LOC I	1.5.	,					
III				CMOS Inverter, Po	wer and Energy-De	elay,	6				
		Impact of Technology Scaling on Inverter Metrics. CMOS Combinational Logic Circuits									
IV		Static CMOS Logic Design, Dynamic CMOS Logic Design, Comparison between									
		ie two Design S		1 Divide Fosig	,, comparison oct		6				
			ial Logic Circuits								
V	S	Static Latches and Registers, Dynamic Latches and Registers, Pulse Registers,									
"		Non-Bistable Sequential Circuits: Schmitt Trigger Circuit, Ring Oscillator,									
	V	oltage Controll	ed Oscillator.								

	Interconnect and Semiconductor Memories								
VI	Electrical Models of Wires, Lumped RC Model, Distributed rc line, Transmission								
VI	Line; Memory Classification, Memory Architectures and Building Blocks, 4								
	Memory Core: ROM, RAM.								
	Text Books								
	Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits-A Design								
1	Perspective", 2 nd Edition, Prentice-Hall India Learning Pvt. Limited/ Pearson Education, 2014.								
	Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", 3rd								
2	Edition, McGraw-Hill Education (India) Pvt. Ltd., 2015.								
3									
4									
	References								
Neil Weste, Kamran Eshraghian, "Principles of CMOS VLSI Design: Analysis an									
1	Addison Wesley/Pearson Education, 2008								
	William Dally and John Poulton, "Digital System Engineering", Cambridge University Press,								
2									
2	Reprint 2007.								
3									
4									
	Useful Links								
1	https://nptel.ac.in/courses/108/107/108107129/								
2	https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-374-analysis-and-								
	design-of-digital-integrated-circuits-fall-2003/index.htm								
3									
4									

	CO-PO Mapping													
		Programme Outcomes (PO)									PS	PSO		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	2													1
CO2			2											1
CO3		3	2											2
CO4		2	3											2

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO.

Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

Walchand College of Engineering, Sangli (Government Aided Autonomous Institute) AY 2025-26 Course Information

Course Information							
Programme	B. Tech. (Electronics Engineering)						
Class, Semester	Third Year B. Tech., Sem V						
Course Code	7EN351						
Course Name	Digital Signal Processing Lab						
Desired Requisites:	Signals and Systems						

Teachin	g Scheme	Examination Scheme (Marks)							
Practical	Practical 2 Hrs/ Week		LA2	Lab ESE	Total				
		30	30	40	100				
		Credits: 1							

Course Objectives

The objective of the course is to work out for the convolution, correlation, DFT, IDFT, Block convolution, Signal smoothing, filtering of long duration signals, and Spectral analysis of signals using MATLAB simulation

	Course Outcomes (CO) with Bloom's Taxonomy Level	
At the	end of the course, the students will be able to,	
CO1	Identify the basic operations of Signal processing	Analyze
CO2	Resolve the spectral parameter of window functions	Analyze
CO3	Design IIR, and FIR filters for band pass, band stop, low pass and high pass filters	Create
CO4	Study of up sampler and down sampler in time and frequency domain	Analyze

List of Experiments / Lab Activities/Topics

List of Lab Activities:

1

- 1. Generation of different signals using MATLAB
- 2. Calculate FFT AND plot Magnitude and Phase response for the same
- 3. Find circular convolution of given sequences
- 4. Implementation of Moving average filter
- 5. Implementation of Median filter
- 6. Overlap and save method illustration
- 7. Design of simple filter
- 8. Design of FIR filter
- 9. Observe the effect of length of filter on the magnitude response of a filter
- 10. Design of FIR filter using different window functions
- 11. Design of FIR filter using Kaiser window
- 12. Illustration of up sampling of signal
- 13. Illustration of down sampling of signal

Textbooks								
1	"Digital Signal Processing", Sanjit K. Mitra Tata McGraw-Hill Publication							
References								
1	Advanced Digital Signal Processing", J. G. Proakis, Prentice Hall India.							

	Useful Links								
1	NPTEL								

	CO-PO Mapping													
]	Progra	mme C	Outcom	es (PO)				PS	SO
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3													2
CO2		3												2
CO3				2										2
CO4	2													2

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

W	alchand College of Engineering, Sangli								
	(Government Aided Autonomous Institute)								
AY 2025-26									
	Course Information								
Programme B. Tech. (Electronics Engineering)									
Class, Semester	25-26 Year B. Tech., Sem V								
Course Code	7EN352								
Course Name	Embedded System Design LAB								
Desired Requisites:	Microcontroller Peripherals and Interfacing theory and lab								
Teaching Scheme Examination Scheme (Marks)									

Teaching	Scheme	Examination Scheme (Marks)								
Practical	2 Hrs/ Week	LA1	LA2	Lab ESE	Total					
Interaction		30	30	40	100					
		Credits: 2								

Course Objectives

l	write, simulate and debug assembly and C programs for LPC2148 / LPC1/68 microcontroller									
2	Write, simulate, download and test C programs for microcontroller using development board									
3	Develop C program for implementing given or required system operation.									
	Course Outcomes (CO) with Bloom's Taxonomy Level									
At the	end of the course, the students will be able to,									
CO1	Apply programming skills to integrate hardware peripherals of ARM microcontroller.	Apply								
CO2	Test and debug programs for ARM microcontroller.	Analyse								
CO3	Develop and demonstrate small embedded systems using ARM C programming and	Create								

List of Experiments / Lab Activities/Topics

List of Topics (Applicable for Interaction mode):

List of Lab Activities:

List of Experiments:

CO₄

1. Experiment 1: Introduction of the development tools and kit

hardware peripherals for ARM microcontroller.

- 2. Experiment 2: Simple assembly language, embedded C program and study of startup.s file
- 3. Experiment 3: GPIO Programming
- 4. Experiment 4: PLL Programming
- 5. Experiment 5: Interrupt programming (IRQ and NV-IRQ)
- 6. Experiment 6: FIQ programming and comparison of FIQ with VIRQ and NVIRQ
- 7. Experiment 7: Programming Timer as Timer and Timer as Counter
- 8. Experiment 8: Programming Timer to perform capture operation and match facility of timer
- 9. Experiment 9: Programming PWM and application of it
- 10. Experiment 10: Programming ADC and DAC
- 11. Experiment 11: Programming UART
- 12. Experiment 12: Programming RTC and WDT
- 13. Experiment 13: Introduction with Basic RTOS programming.
- 14. Mini-Project

L	
	Textbooks
	1 NXP, LPC 2148 / 1768 data sheet, NXP inc.,

2	NXP, LPC 2148 / 1768 user manual, NXP inc.,											
3	Development board / Kit reference manual											
4												
	References											
1	Sloss Andrew N, Symes Dominic, Wright Chris, "ARM System Developer's Guide: Designing											
1	and Optimizing", Morgan Kaufman Publication											
2	Joseph Yiu, "The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors",											
2	Newnes; 3rd edition											
3	Technical references and user manuals of respective controller											
4	Embedded Microcomputer Systems – Real Time Interfacing – Jonathan W. Valvano; Cengage											
	Learning; Third or later edition.											
	Useful Links											
1	http://www.arm.org/											
2	http://www.embeddedworld.com/											
3	http://nptel.ac.in/											
4	http://www.iitd.ac.in/											

	CO-PO Mapping													
		Programme Outcomes (PO)								PS	SO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3				2									2
CO2		3												2
CO3			3									2		2

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

		W	alchand Callag	a of Engineerin	a Sangli						
	Walchand College of Engineering, Sangli (Government Aided Autonomous Institute)										
			A	Y 2025-26							
			Cours	e Information							
Progr	Programme B.Tech. (Electronics Engineering)										
Class,	Semes	ster	Third Year B. Tec	h., Sem. VI							
Cours	e Code	9	7EN353								
Cours	e Nam	e	CMOS Digital VL	SI Design Laborator	ry						
Desire	ed Req	uisites:	Digital Electronics	s, Electronic Circuit	s Analysis and Des	sign,					
			Microelectronics								
T	eachin	g Scheme		Examination So	cheme (Marks)						
Lectu	re	-	LA1	LA2	ESE	Total					
Tutor	ial	-	30	30	40	1	100				
Practi	ical	2 Hrs/Week									
Intera	ction	-	Credits: 1								
			Cour	se Objectives							
				ence/ Microwind) for							
1	1 '	,		nulation) b) Micro	wind for designing	digital c	ircuits (at				
2	pnysi	cai ievei/ iayoui	t of CMOS circuits).	•							
3											
4											
		Cou	rse Outcomes (CO)	with Bloom's Tax	onomy Level						
At the			students will be able		•						
CO1				OS circuits using Ca			Create				
				with optimum area			Create				
CO2	Transistors, Transmission gates, Combinational and Sequential Logic Circuits using										

List of Experiments / Lab Activities

List of Experiments:

CO3

Using Cadence/ Microwind Design Tools:

Cadence/ Microwind tools.

- 1. MOS Transistor (NMOS and PMOS) characterization.
- 2. Implementation of CMOS inverter and its characterization for VTC and power for equal area and equal delay approach.
- 3. Implementation of 2-input NAND and NOR gate.
- 4. Implementation of AND gate and OR gate using pass transistors logic and transmission logic.
- 5. Implementation of Ring Oscillator Circuit and Schmitt Trigger Circuit and.
- 6. Implementation of 1-bit RAM/ ROM using MOS transistors.

Text Books

Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits- A Design Perspective", 2nd Edition, Prentice-Hall India Learning Pvt. Limited/ Pearson Education, 2014.

_	Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", 3 rd
2	Edition, McGraw-Hill Education (India) Pvt. Ltd., 2015.
	Edition, WeGraw-Tim Education (India) 1 vt. Etd., 2013.
	References
1	Cadence Manual
2	Microwind Manual
	Useful Links
1	https://www.cadence.com/en_US/home.html
2	https://www.microwind.net/
3	https://www.ni2designs.com/microwind.html
4	https://studylib.net/doc/15236608/microwind-user-manual-v1

	CO-PO Mapping													
		Programme Outcomes (PO)										PS	SO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1			3	2	3									3
CO2			3	2	3									3
CO3														
CO4														

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing. LA1, LA2 together is treated as In-Semester Evaluation.

Assessment	Based on	Conducted by	Typical Schedule	Marks	
LA1	Lab activities,	Lab Course	During Week 1 to Week 6	20	
LAI	attendance, journal Faculty Marks Submission at the end		Marks Submission at the end of Week 6	30	
LA2	Lab activities,	Lab Course	During Week 7 to Week 12	30	
LAZ	attendance, journal	Faculty	Marks Submission at the end of Week 12	30	
Lab ESE	Lab activities,	Lab Course	During Week 15 to Week 18	40	
Lauese	attendance, journal	Faculty	Marks Submission at the end of Week 18	40	

Week 1 indicates starting week of a semester. The typical schedule of lab assessments is shown, considering a 26-week semester. The actual schedule shall be as per academic calendar. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments.

Assessment Plan based on Bloom's Taxonomy Level											
Bloom's Taxonomy Level	LA1	LA2	Lab ESE	Total							
Remember											
Understand											
Apply											
Analyze											
Evaluate											
Create	30	30	40	100							
Total	30	30	40	100							

		Wa	lchand College								
			1	d Autonomous Institu	te)						
				2025-26							
D				Information							
Progra			B. Tech. (Electron								
Class,			Third Year B. Tee	cn., Sem v							
Cours				. 1 Lingan Alaahaa	and Statistics						
			 	: 1 Linear Algebra	and Statistics						
Desire	eu K	equisites:	Applied Mathema	atics i & ii							
	Т	ahina Cahama		Ewamination 6	Salasma (Marika)						
Teaching SchemeExamination Scheme (Marks)Lecture3 Hrs/weekMSEISEESETotal											
Tutori		3 Hrs/week	30	20	50	100 100					
1 utor	ıaı		30	<u> </u>	30 lits: 3	100					
				Cred	11t8: 3						
			Course	Objectives							
	То	provide the students			s Matrix algebra V	ector space Inner					
1		oduct of vector space		icai transformation	s, maina aigeora, v	cetor space, filler					
2	_	prepare students to s		ar equations and col	ınting problems						
		illustrate application				and computer					
3		aphics.	s of Emedi Migeord	in Electrical networ	ks, control systems	una compater					
	510	иршев.									
		Cours	se Outcomes (CO) v	vith Bloom's Taxo	nomy Level						
At the	end	of the course, the stu	, ,								
CO1		derstand Linear tran			ear equations and u	ise					
		atrix algebra for solvi		8 -,	1	Understand					
CO2	_	understand Eigen va		rs and its applicatio	n in solving electron	nic III 1					
		cuits.	S	11	C	Understand					
CO3	ma	anipulate sets and eve	nts, solve counting pr	roblems and determ	ine the distributions	of A1					
		ndom variable.	, 01			Apply					
CO4	Ar	nalyse basic statistica	concepts and apply	it on random data	and use of standard	R. Analyza					
	V.	models, in solving p	roblems in Electronic	es engineering		Analyze					
Modu	ıle			Contents		Hours					
		Systems of Linear	_								
			combinations, linear								
I			and reduced eche								
			natrix operations, th		ix, characterization	of					
			rtitioned matrix, mat	trix tactorization							
		Vector Spaces									
II		_	subspaces, null spac		-	,					
			nearly independent			ate					
			s to Electrical circuit	ts and data smoothi	ng						
		Eigen values and e									
III			gen vectors, charact								
			plications to systems			ex					
		eigen values, Inner-	product spaces, ortho	ogonality, least squa	res approximations						

IV	Sampand of Rand funct V. li Norm	Probability and Random Variables Sample space, outcomes, and events, axioms of probability; unions, intersections, and complements; Conditional probability, Total Probability law, Bay theorem, Random variable, Discrete and Continuous R.V. Density and distribution of function of single random variable, Properties of PDF and CDF. Some Standard R. V. like Bernoulli's, Binomial, Poisson, Geometric, Uniform, Exponential and Normal distribution Its application in electronics engineering. – representation, classification, Linear, Time invariant, causal, BIBO stable, Static, dynamic, memoryless, Convolution												10
V	Mult Two- order	Multiple Random Variables and Moments Two-dimensional random variable, Joint PDF, and CDF. Expectations and Higher order moments, Central moments, Variance, Moment generating functions Joint Moments., Covariance.												
VI	Corre	Correlation and Regression Correlation. Properties of correlation coefficient, Conditional Expectation, Lines of regression, coefficient of correlation of bivariate data, regression curves												
	Inter	duction	to I in	or Ala	ohro: 1		xtbook	ks bert Stra	ang W	allactor	Camb	ridge D	ress of	100
1	muro	duction	to Line	ear Aig	eora: 4	ın eanı	Jii, Gii	bert Str	ang, w	enesiey	-Camo	riage P	ress, 20	109
2	High	er Engi	neering	Mathe	matics	, B.S.G	rewal,	Khanna	Pub					
3	Proba	ability a	and Sta	tistics, 1	P. Kan	daswan	y and	K.Guna	wati. S	S. Chan	l Public	cations		
4	Proba	ability a	and Qu	euing T	heory 1	by K. P	rabha	SciTech	public	ation				
						Ref	ferenc	es						
1							s: Wa		iey and	d David	Kinca	id, Jone	es and	Bartlett
2		ability a India.	and Sta	tistics w	ith reli	iability,	queui	ng and c	omput	er appli	cations	, K.S.Tı	rivedi, l	Printice
3	Proba	ability [BT Pack	age fr	om Son	aversity	/ Salem	63600	5
4						s, TMS								
5	1	-						endly i		ection f	or elec	etrical	and co	mputer
						Heat	ful Lin	ks						
1						Use	ui LII	IND						
1						CO-PO) Mar	ping						
]	Progra			ies (PO)				P	so
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1		3												
CO2	3	3												2
CO3	3				2									1
CO4	1	2	2			_							2	1
The stren Each CO							2: Med	ium, 3:	Hıgh					
Lacii CO	or the C	ourse I	nust III	ip io at	icasi 0		essme	nt						
						A35	cssine	iit .						

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		Walch	nand College					
			(Government Aided		tute)			
				2025-26				
				Information				
Progr			,	onics Engineering	<u>g)</u>			
	Seme		Third Year B. To	ech., SemV				
Cours			7EN312					
Cours	se Nan	ne	Professional El	ective-1: Control	Systems			
Desir	ed Rec	quisites:	Calc, diff equation	ons, linear algebra	a, and complex nur	nbers		
,	Teach	ing Scheme		Examination	Scheme (Marks)			
Lectu		3/week	MSE	ISE	ESE		Total	
Tutor		_	30	20	50		100	
					dits: 3			
		I	l					
				Objectives				
1	Acqu	rovide with the nec nisition System requ	uired in the indust	ries				
2		rovide fundamental		ems such as open	loop and closed loo	op syst	ems,	
		k diagram, Signal f		1	1			
3		troduce fundament						
4	100	evelop concept of s	Outcomes (CO) w					
At the	end o	f the course, the stu			onomy Level			
CO1		struct the transfer		<u> </u>	tem from its			
001		rential equation,	_			n.	Apply	
CO2		nine time response as Technique.	analysis, stability	using Routh-Hur	witz criteria, Root		Analyze	
CO3		ect the system's bel el using Bode Plot,			ey-domain of the		Analyze	
CO4		rmine the system			elling		Evaluate	
		•		•				
Modu	ıle		Module	Contents			Hours	
Ι	Sand	time response Ana tandard test signals and error constants, esign consideration compensations, lago	, time response of design specifications of Compen	ons of second ord sators need of	ler system. Prelimi compensation,	nary	8	
II	Stability Analysis in Time Domain Concept of stability, condition of stability, characteristic equation, relative stability, Routh-Hurwitz criterion, special cases for determining relative stability.							
III	В	coot locus technique asic concept, rule control systems.		application of ro	ot locus technique	for	6	
IV	F P	requency Responsion of the control of addition of	ots, Nyquist stabil		margin, phase ma	rgin,	6	

VI Basic concepts of state, state variable and state models, transfer matrix, Controllability, observability, obtaining state space equations in canonical form Textbooks Control System Engineering", I.J. Nagrath, M. Gopal, 5th Edition, New Age Interpublications, 2008 Ogata K., Modern Control Engineering, Prentice-Hall of India Pvt Ltd., New Deedition, 2000. Franklin G.F., Powell J.D., Emami-Naeini A., Feedback Control of Dynamic S Pearson, Upper Saddle River, New Jersey, 5th edition, 2006.	elhi, 3rd										
Control System Engineering", I.J. Nagrath, M. Gopal, 5th Edition, New Age Interpublications, 2008 Ogata K., Modern Control Engineering, Prentice-Hall of India Pvt Ltd., New Deedition, 2000. Franklin G.F., Powell J.D., Emami-Naeini A., Feedback Control of Dynamic S	elhi, 3rd										
Control System Engineering", I.J. Nagrath, M. Gopal, 5th Edition, New Age Interpublications, 2008 Ogata K., Modern Control Engineering, Prentice-Hall of India Pvt Ltd., New Deedition, 2000. Franklin G.F., Powell J.D., Emami-Naeini A., Feedback Control of Dynamic S	elhi, 3rd										
edition, 2000. Franklin G.F., Powell J.D., Emami-Naeini A., Feedback Control of Dynamic S											
	systems,										
1 2 11 / V/ · / · · · ·											
References											
1 Modern Control System", Dorf, Bishop, 12th Edition, Prentice Hall, 2013											
2 "Feedback and Control Systems", Schaum's Outlines Series book, 2nd Edition, M Hill Education, 2012.	AcGraw										
Trackal I tales											
Useful Links											
2											
3											
4											
CO-PO Mapping											
Programme Outcomes (PO)	PSO										
1 2 3 4 5 6 7 8 9 10 11 12 1	2										
CO1 3 2 1 1											
CO2 3 1 1 1											
CO3 1 1 1											
CO4 2 1 1											

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High

Each CO of the course must map to at least one PO.

Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

TY Electronics Semester VI

			Walc	hand College (
				,	2025-26	uie)						
				Course I	nformation							
Progr	amn	ne		B.Tech. (Electron	ics Engineering)							
Class,				Third Year B. Tee								
Cours				7EN321	,							
Cours				Electromagnetic l	Engineering							
		equisit	tes:									
	Tea	ching	Scheme		Examination	Scheme (Marks)						
Lectu	re		3 Hrs/week	MSE	ISE	ESE	Total					
Tutor	ial		# Hrs/week	30	20	50	100					
					Cre	dits: #						
				Course	Objectives							
1				ric fields, electric e								
2				etic flux and forces								
3		o develop in-depth understanding of time-varying fields and electromagnetic waves.										
4	To study the electromagnetic wave transmission methods like transmission lines, antennas and waveguides.											
	wa	iveguid		Outcomes (CO) w	ith Bloom's Taxo	onomy Level						
At the	end	of the		ents will be able to		V						
CO1	Ex	plain 1	the principles of	static and time-var	rying electric and	magnetic fields.	Understan d					
CO2		_			c waves in free sp	ace and guided medium						
CO3			wire transmissio	on tine. atic and time-varyit	na alaatramaanati	o fields	d Apply					
CO4						agnetic interference.	Analyze					
	1 1 1	iuiyze	the effects of en	ouromagnetie radio	ariori uria crectioni	agnetic interference.	Tillaryze					
Modu	ıle			Module	Contents		Hours					
I		Revi field Gaus	intensity, field ss's Law and it'	due to line charge	, sheet charge; e ergence theorem;	omb's Law, electric lectric flux density, energy and potential, costatic field	4					
II		Curr boun	ent and current dary conditions		of current, condu	ctor properties and dielectric materials,	8					
III	Steady Magnetic Field Magnetic field intensity, Biot-Savart Law, Ampere's circuital Law, Stokes' theorem, magnetic flux and magnetic flux density; scalar and vector magnetic potential; Force on a moving charge, force between differential current elements, properties of magnetic materials, energy stored in magnetic field, forces on magnetic materials, inductance, magnetic boundary conditions.											
IV		Tim Fara	e Varying Field day's Law, disp	ls and Maxwell's l	E quations Maxwell's equation	ns in point (differential	8					

V	Wave propagation in free space and dielectrics, Power flow in uniform plane wave, Poynting's theorem, wave propagation in conductors: skin depth, reflection of plane waves, standing wave ratio, polarization of uniform plane waves.	7
	Transmission Lines	
	Types of two-conductor transmission lines, equivalent circuit, transmission line	
VI	parameters, transmission line equations, lossless propagation, wave reflection,	4
	standing waves and voltage standing wave ratio, reflection coefficient, Smith Chart.	
	Textbooks	
1	William H. Hayt and John A. Buck, "Engineering Electromagnetics", 7 th Edition, McGraw-Hill, 2007.	Tata
2	Matthew N. O. Sadiku, "Elements of Electromagnetics", 3 rd Edition, Oxford Universe, 2007.	niversity
3	S. C. Mahapatra and Sudipta Mahapatra, "Principles of Electromagnetics", Tata Hill, 2011.	McGraw-
4		
	References	
1	E. C. Jordan & K. Balman, "Electromagnetic Waves and Radiating Systems", 2 nd	¹ Edition,
	PHI, 2007.	
2	David K. Cheng, "Field and Wave Electromagnetics", Pearson Education, 2015.	
	Useful Links	
1	https://nptel.ac.in/courses/108/106/108106073/	
2	https://nptel.ac.in/courses/108/104/108104087/	

	CO-PO Mapping													
		Programme Outcomes (PO) PSO												
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1		2											2	
CO2		2		1									2	
CO3	3												2	
CO4	3			2									2	

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO.

Uniform Plane Electromagnetic Waves

Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		Walc	hand College (of Engineering Autonomous Institu					
			,	2025-26					
			Course 1	nformation					
Progr	amme		B. Tech. (Electro	nics Engineering)					
Class,	Semeste	r	Third Year B. Te	ch., Sem - VI					
Cours	se Code		7EN322						
Cours	se Name		Digital Communi	cation					
Desire	ed Requi	sites:	Communication I						
	Toochin	a Sahama		Evamination S	cheme (Marks)				
Lectu		g Scheme 3 Hrs/week	MSE	ISE STANDARD	ESE	Total			
Tutor		3 ms/week	30	20	50	100ai			
Tutor	181	-	30		30 lits: #	100			
				Cred	HIS: #				
			Course	Objectives					
1				•	s us to analyze and	characterize			
1			on communication						
2	To exp	ain various appro	aches of error cont	rol coding techniqu	ies				
3									
4		Carres	O40000 (CO)	ith Diagnata Tawa	n a many I annal				
At the	end of th		Outcomes (CO) we ents will be able to		nomy Level				
CO1			channel using infor	<u></u>		Analyzing			
CO2			coding technique.	<i>,</i>		Applying			
CO3			ling techniques to i	mprove		Evaluating			
CO4	Analyz	e performance of	spread spectrum co	mmunication syste	em	Analyzing			
Modu			Module (Contents		Hours			
		iew of Probabi			1 1 11 11 11 11 11				
-				-	probability density				
I		•	•	iate random va	riable, joint and	6			
	con	ditional probabi	lities.						
	En	tropy, Relative	Entropy, and M	utual Informatio	on				
					lative Entropy and				
II					Avg. and Mutual	6			
			nd conditional en		· ·				
	CL	annal Canacit	and Saures Cad	ina					
	I	Channel Capacity and Source Coding Need, Source coding theorem, fixed length coding, variable length							
			=	=					
777		•	<u>-</u>		of Huffman Codes,				
III			-	-	y of source coding	6			
		-	-	-	AWGN channel,				
	Lin	ear time invariai	nt Gaussian chanr	nels, capacity of f	ading channels.				

Linear Binary Block Codes Introduction, Generator and Parity-Check Matrices, Repetition and Single-Parity-Check Codes, Binary Hamming Codes, Error Detection with Linear Block Codes, Weight Distribution and Minimum Hamming	
Single-Parity-Check Codes, Binary Hamming Codes, Error Detection with Linear Block Codes, Weight Distribution and Minimum Hamming	
IV with Linear Block Codes, Weight Distribution and Minimum Hamming	
Distance of a Linear Distance of Head decision and Coff decision	7
Distance of a Linear Block Code, Hard-decision and Soft-decision	
Decoding of Linear Block Codes, Cyclic Codes, Parameters of BCH and	
RS Codes, Interleaved and Concatenated Code	
Convolutional Codes	
Convolutional codes – code tree, trellis, state diagram - Encoding –	7
V Decoding: Sequential search and Viterbi algorithm – Principle of Turbo	7
coding	
Spread Spectrum Technology	
Introduction to spread spectrum, spread spectrum techniques, Direct	
sequence system, frequency hopping system, pulse FM (chirp) system,	_
VI hybrid systems, Coding for communication and ranging- Property of	7
codes for spread spectrum, Autocorrelation and cross correlation of	
codes, composites codes, code selection and signal spectra, error detection and correlation codes.	
detection and correlation codes.	
Textbooks	
1 K. Sam Shanmugam, "Digital and Analog Communication Systems" Willey India Pvt	T 4 1 1007
1 R. Sam Shammagam, Digital and Thialog Communication Systems Willey maia I Vi	Lta, 1996.
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008.	Lta, 1996.
Simon Haykin "Digital Communication" Willey India Pyt I td. 2008	Lta, 1996.
2 Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008.	Ltd, 1996.
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. 3 4	Ltd, 1996.
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard, Sklar, "Digital Communications, Fundamentals, and Applications" Second	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. 3 4	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Second	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Secon Pearson Education, 2016, ISBN: 9780134724058. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006 Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Secon Pearson Education, 2016, ISBN: 9780134724058. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Secon Pearson Education, 2016, ISBN: 9780134724058. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006 Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Secon Pearson Education, 2016, ISBN: 9780134724058. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006 The state of the policy of	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Secondary Pearson Education, 2016, ISBN: 9780134724058. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006 Useful Links Useful Links	
Simon Haykin, "Digital Communication", Willey India Pvt Ltd, 2008. References Bernard Sklar, "Digital Communications- Fundamentals and Applications", Secondary Pearson Education, 2016, ISBN: 9780134724058. Error Correction Coding, Todd K Moon, Wiley Std. Edition, 2006 Useful Links Useful Links	

	CO-PO Mapping													
	Programme Outcomes (PO) PSO												SO	
	1	1 2 3 4 5 6 7 8 9 10 11 12										1	2	
CO1	3												3	
CO2		3												
CO3	3		3											3
CO4				3										3

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO.

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		Walc		of Engineering					
			1	d Autonomous Institu	te)				
				2025-26					
				Information					
	Programme B.Tech. (Electronics Engineering)								
	Semester		Third Year B. Te	ch., Sem VI					
	e Code		7EN323	1.144					
	e Name	4	Digital System A						
Desire	ed Requisi	tes:	Digital Electronic	2S					
	Teaching	Scheme		Evamination S	cheme (Marks)				
Lectu		3 Hrs/week	MSE	ISE	ESE		Total		
Tutor		-	30	20	50		100		
1 4(01)	141		30		lits: 3		100		
		l	<u> </u>						
			Course	Objectives					
	To expl	ain the designs		ks of digital syste	m viz. data path	design, co	ontrol		
1	_		_	ign the microproc	-	<i>U</i> ,			
2				ing the robust dig					
3	To unfold the architectures of DACs and ADCs using various approaches motivating								
	students to compare their performance.								
4	_		plexity digital sy	stem design relat	ed problems in b	atches as	a self		
	study ex			'. 1 1 ' ' E	20.4				
	10 illust	rate HDL impi	ementation of dig	gital designs in Fl	PGA				
		Course	Outcomes (CO) w	rith Bloom's Taxo	nomy Level				
At the	end of the		ents will be able to		nomy Level				
CO1				the concept behin	nd	I In dame			
	program	mable devices		-		Underst	ana		
CO ₂				tial digital circuit	_	Apply			
	_	_	rithmetic to devel	op architectures	of floating/fixed	Appry			
<u> </u>	-	a-path blocks.	1.1 1 11.		11, 1				
CO3		_		ctures for function	• .	Analyze	2		
CO4				sing timing diagrang memory block					
COT				d demerits and pe		Evaluat	e		
		ers respectively		a demerits and pe					
CO5	<u> </u>			Data-path, Contr	ol units) with				
				rther to 4-bit/8-b		Create			
			efined set of instr						
Modu				le Contents			Hours		
	,	gning Datapat							
I		-	` -	and floating point		hmetic,	8		
		U 1		adders/ Multiplie	`				
	algor	unm and Boot	n s aigorithm), pi	peline processing	5.				

II	Designing Control units Concepts, Hardwired Control, Examples on hardwired control (Multiplier control unit), CPU control unit, Microprogrammed Control Unit, Example based on micro-programmed control unit, Concepts in Pipeline control	6
III	Designing Memory Blocks ROM, Internal Structure, Rom control inputs and timing, Static RAM, Internal Structure, Timing, Dynamic RAM, Timing, Memory Systems (Multilevel memories, Address translation, replacement policies), Caches (Address mapping, Associative, Direct and set-associative mapping), Cache performance	7
IV	Processor Design Introduction, Microcomputer Organization, Microprocessor Organization, Set of Instructions, Addressing Modes, Designing instruction, stack, subroutines and interrupt, Input-Output interface, Serial and parallel communication with processor, Direct Memory Access	6
V	PLDs and Their Architectures Introduction to Programmable Logic Devices, Field Programmable Gate Arrays, FPGA Architectures (Xilinx Spartan Series, Altera Stratix Series) involving Configurable Logic Blocks, I/O blocks, Programmable interconnects.	4
VI	Data Converters: DAC Binary weighted Resistor, R/2R ladder, Performance metrics of DAC (Resolution, settling time, linearity, speed, and Errors) ADC – Flash ADC, Successive Approximation ADC, Single slope ADC, Dual Slop ADC, ADC specifications (Quantization error, Intergral non-linearity error, Gain and Offset Error, Signal to Noise Ratio, Dynamic Range, Effective number of bits, Bit Error Rate, Figure of Merit)	9
	Tdi l	
1	Textbooks Morris Mano, "Digital Logic and Microprocessoor Design", PHI, 2001	
2	John Wakerley, "Digital Design, Principles and Practices", PHI, 2005 3.	
3	Hayes, "Computer Architecture and Organization", McGraw Hill, 3rd Edition, 20	012
	References	
1	Frank Vahid "Digital Electronics" Wiley Publication. 2012	
2	Enoch O. Hwang, "Digital Logic and Microprocessoor Design with VHDL", The Publication, 2007 Reprint	omson
	Heaful I ! l-a	
1	Www.xilinx.com	
2	www.altera.com	
	HI II III MININI	

	CO-PO Mapping													
	Programme Outcomes (PO)												PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1		2												
CO2	3													

CO3	3								
CO4	3								
CO5		3		1	1				3

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High

Each CO of the course must map to at least one PO.

Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		W	alchand Col	lege of Engi	neering, Sa	ngli						
	(Government Aided Autonomous Institute) AY 2025-26											
Course Information												
	Programme B.Tech. (Electronics Engineering)											
Class,			Third Year B.	Tech., Sem VI								
Course	e Code	<u> </u>	7EN371									
Course			Digital Comm									
Desire	d Req	uisites:	Digital Comm	unication, Proba	bility and Statis	stics						
Teaching Scheme Examination Scheme (Marks)												
Lectur		-	LA1	LA2	ESE	Total						
Tutori			30	30	40	100						
Praction		2 Hrs/Week		50	.0	100						
Intera		2 1115/ W COR			Credits: 1							
inter a	CHUII		I		Civuius, i							
			C	ourse Objectiv	es							
1	To le	arn the principle		•		nmunication systems	 S					
2						and channel coding						
		Cou	rse Outcomes (CO) with Bloor	n's Taxonomy	Level						
At the			students will be									
CO1	Apply	y different sourc	ce coding technic	ques			Apply					
CO2	Desig	n various codin	g schemes for te	ext, speech and a	audio.		Create					
CO3	Desig	gn error control	coding technique	es			Apply					
CO4	Apply of no		prove performar	nce of digital co	mmunication sy	stem in presence	Apply					
			I :- 4 - 6 E		- A -4°°4°							
T :a4 af	· F		List of Exp	periments / Lal	o Activities							
List of		riments:	and entropy of a	given source								
2.					nation of the Bi	nary Symmetric Ch	annel.					
3.			hannon fanno so			nary symmetric sin						
4.			uffmann source									
5.	Codi	ng and decoding	g of Linear block	codes								
6.			g of Hamming co									
7.			g Convolutional		, 1 1	1.						
8.	Case	study example	: Application of	aigorithm on te	xt, speech and a	ud10						
				Text Books								
1	R. J.	McEliece, "The	Theory of Infor		ing", Cambridg	e Uinversity Press						
2						d Algorithms", Wiley	y,2005					
3												
4												
				References								
1	Bose.	"Information T	Theory, Coding a	and Cryptograph	ıy", Mcgrawhill	Education						

2	Joy A. Thomas, Thomas M. Cover, "Elements of information theory", Wiley-Interscience; 2edition 2006.
3	
4	
	Useful Links
1	
2	
3	

	CO-PO Mapping														
	Programme Outcomes (PO) PSO														
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO1	1				3								1		
CO2	1				2									2	
CO3					3										
CO4					3										

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High Each CO of the course must map to at least one PO.

Assessment

There are four components of lab assessment, LA1, LA2, LA3 and LA4 IMP: LA4 is a separate head of passing. LA4 is treated as End Semester Exam and is based on all

experiments/lab activities. Assessment Based on Conducted by **Typical Schedule** Marks During Week 1 to Week 8 Lab activities, Lab Course Marks Submission at the end of LA1 30 attendance, journal Faculty Week 8 During Week 9 to Week 16 Lab activities, Lab Course Marks Submission at the end of LA2 30 attendance, journal Faculty Week 16 During Week 18 to Week 19 Lab Course Faculty and Marks Submission at the end of Lab activities. Lab ESE External Week 19 40 journal/performance Examiner as applicable

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2025-26

\sim	TC	4 •
Course	Intorn	nation
Course	11110111	uauvu

	Course Information							
Programme	B.Tech. (Electronics Engineering)							
Class, Semester	Third Year B. Tech., Sem -VI							
Course Code	7EN372							
Course Name	Digital System Architecture Lab							
Desired Requisites:	Digital Electronics Lab							

Teaching	Scheme	Examination Scheme (Marks)								
Practical	2 Hrs/ Week	LA1	LA2	Lab ESE	Total					
Interaction		30	30	40	100					
		Credits: 2								

Course Objectives

I I O KIIOW LIIC I II JI / IAII YUAYC I OI I JI YILAI I JCSI Y	1	To know the HDL language for Digita	d Design
--	---	-------------------------------------	----------

- To understand the difference in HDL and other high level programming language 2
- 3 To understand the concept in simulation and synthesis

Course Outcomes (CO) with Bloom's Taxonomy Level

At the end of the course, the students will be able to,

CO1	The students will be able to design the basic digital circuits and test them.	Understand
CO2	Able to develop designed circuit using VHDL	Apply
CO3	Able to implement the control unit using VHDI	Analyse

List of Experiments / Lab Activities/Topics

VERILOG: Introduction to VERILOG, Program structure, Attributes, Functions and Procedures, Types of VERILOG architectures(Structural, Data flow, Behavioral), VERILOG concurrent and sequential constructs, Combinational and Sequential logic design using Verilog

List of Lab Activities:

- 1 Introduction to Xilinx with sample experiment in Verilog
- 2 1 bit full adder using 1 bit half adder as a component
- 3 4 bit full adder using 1 bit full adder as a component.
- 4 1 bit full adder using 8:1 multiplexer as component
- 1 bit full adder using 1:8 demux as component 5
- 6 Implementation of 4:1 mux using 2:1 mux as a component
- 7 Implementation of demultiplexer IC 74138
- 8 4 bit comparator
- 9 Implementation of flip flops
- 4-bit Counter using D-f/f 10
- Counter using operators 11
- UP counter and DOWN counter 12
- 13 Shift registers
- Universal Shift register 14

	Textbooks									
1	1 Douglas Perry, "VERILOG",, Tata McGraw-Hill,									
2	Charles H Roth, "Digital System Design Using VHDL", Cengage Learning India									
	References									
1	Steafan, "Fundamentals of Digital Logic Using VERILOG", McGraw Hill									
2	Manjita Srivastava,"Digital Design: HDL-Based Approach",,Cengage Learning India									
	Useful Links									
1	www.xilinx.com									
2	www.altra.com									

	CO-PO Mapping														
	Programme Outcomes (PO)													PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	
CO1	3														
CO2		3													
CO3						1	1							2	

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

		W	alchand Colle								
			,	d Autonomous Institu 2025-26	ute)						
				Information							
Progra	amme		B. Tech. (Electron								
	Semester		Third Year B. Tech								
	e Code		7EN332	on., sem vn							
				tive 2 Peel Time	Operating System						
	Course Name Professional Elective 2 -Real Time Operating System Desired Requisites: C programming, Embedded System Design										
Desire	u Kequisii		C programming, i	Embedded System	Design						
	Tagahing	Cahama		Evamination	Sahama (Marks)						
Lectur	Teaching	3 Hrs/week	MSE	Examination Scheme (Marks) MSE ISE ESE							
		3 mrs/week		ISE	50	Total 100					
Tutori	ai		30	20		100					
				Cre	dits: 3						
				Okina							
1	T. 1			Objectives	/ E1. 11. 17.						
1					x/ Embedded Linux	operating system.					
3			bedded Linux board services provided b								
4			how to design of a	<u> </u>							
-	10 musti		Outcomes (CO) w								
At the	end of the		ents will be able to,		momy Lever						
CO1					Board and concepts	of Understand					
CO2	1		olying the knowledg			Apply					
CO3			neir interactions by S based) embedded		te RTOS services	Create					
CO4	Impleme	nt Inter task com	munication using r	nailbox, semaphor	e, and Queue in RTC	S Apply					
Modu	le		Module	Contents		Hours					
I	Introduction to Operating System: Introduction to OS, Types of OS, Comparison of different OS, Linux Distributions, Linux architecture, Linux Kernel, File Systems, Shell utility, Installation and Configuration of Linux, Basic commands of Linux, Application programming in Linux, multifile programming 6										
II	Introduction to Embedded Linux: Embedded Linux introduction, Why Embedded Linux? Linux vs. Embedded Linux, Components of Embedded Linux Systems, Embedded Linux Boot Flow Process, Embedded Linux Boards- Raspberry Pi / Beagle Bone, Raspberry Pi / Beagle Bone - OS installation and configuration, Facilities in Embedded Linux Boards used in Industry/Market										
III	Introd Foreg	luction to Real-t	ime OS and Real T and Systems, Pre-	ime system conter	nts RTOS Introduction -Pre-emptive Kerne						
IV	states		ransitions. Creating		ation, Task stack, Ta sk, Task priority, Ca						

V	delay	and Eved tasl	k, getti											7
VI	Intertask Communication in RTOS Need of Intertask communication, Semaphore, Mailbox, Queues in RTOS. Internals of RTOS for managing tasks and Intertask communication, Case study of RTOS applications.													
	Textbooks													
	"MicroC OS II: The Real Time Kernel" Jean J. Labrosse CMP books publication ISBN: 978-													
1	1578201037													N: 978-
2	"Mastering Embedded Linux Programming", Second Edition, Chris Simmonds.													
3	"Simple Real-time Operating System: A Kernel," Chowdary Venkateswara Amazon, ISBN: 978-1425117825													
4	"Real-Time Concepts for Embedded Systems," Qing Li, Caroline Yao Elsevier ISBN: 978-1578201240032											I: 978-		
	References													
1	10 // 11111 / 1111 /													
2	Expl Moll		aspberr	y Pi: In	terfaci	ng to th	e Real	World	with E1	mbedde	d Linux	x" first	Edition	, Derek
3		: <mark>//freert</mark> ands-Oi					04_Mas	stering	the Fr	eeRTO	S_Real	Time	Kernel	,
4		.micriu					docume	ents, tut	orials,	downlo	ads.			
						Use	ful Lin	ks						
1	https	://www	.linux.c	org/.										
2	www	.nxp.cc	m for p	rocess										
3	www	.NPTE	L.org f	or OS a	nd RT	OS rela	ted vid	eo cour	ses					
4														
						CO-P	O Map	ping						
					Progra	mme C	Outcom	es (PO)				P	SO
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3													
CO2		3												2
CO3			2											2
CO4			2										2	

The strength of mapping is to be written as 1: Low, 2: Medium, 3: High

Each CO of the course must map to at least one PO.

Assessment

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		Walc	hand College (of Engineering						
			,	2025-26	(e)					
				Information						
Progr	amme		B. Tech. (Electron							
		stor	,							
	ourse Name Professional Elective-2: Digital Image Processing									
	Course Name Professional Elective-2: Digital Image Processing Desired Requisites: Digital Signal Processing									
Desire	cu Keq	uisites.	Digital Signal Fit	occssing						
	Teach	ing Scheme		Examination S	cheme (Marks)					
Lectu		2 Hrs/week	MSE	ISE	ESE	Total				
Dectu		2 THS/ WEEK	30	20	50	100				
			30		lits: 3	100				
				Cicu	1115. 5					
			Course	Objectives						
1	To de	evelop an overview		•						
2		ustrate the fundame		_ • •	ion					
3		pply image processing		•						
	•		Outcomes (CO) w		nomy Level					
At the		the course, the stud		-						
CO1		y Digital Image Pro			ges and colour imag					
CO2		yze various image s		•		Analyze				
CO ₃		ain image restoration			techniques	Evaluate				
CO4	Ident	ify image representa	ation and description	on techniques		Understand				
N/ - J-	-1-		M - J1-	C 4 4		TT				
Modu		. I D		Contents		Hours				
I	Fu	ntroduction to Digi undamental steps in stem Image sensing elationship between	digital image processing and acquisition	essing- Component - Image samplin	O 1	~ ·				
II	relationship between pixels. Image file formats Image enhancement Techniques Spatial Domain: Gray level transformation - Histogram processing, Spatial filtering - smoothing filters, sharpening filters; Frequency Domain: Fourier transform - smoothing frequency domain filters, sharpening filters, Homographic filtering									
III	Ir M m In G	mage Restoration, lodel of Image deglodels, Classification mage de noising, leometric mean filter Information Theor	gradation/ restoration n of Image restoration Median filtering, I rs; Classification o	on process Types ation techniques, Inverse filtering, of compression techniques	of image blur- No Blind de convolution Weiner, least squa Uniques, Fundament	on, re, als				

Color fundamentals, color models, pseudo color image processing, basics of full-color image processing, color transforms, smoothing and sharpening, color

5

compression

segmentation

IV

Color Image Processing

V	Image Segmentation Classification of Image segmentation Techniques, Region approach to Image segmentation, Edge based segmentation, Classification of edges, edge detection, edge linking, Hough Transform, Clustering Techniques, Watershed Transformation.	5
VI	Representation & Description Chain codes - Polygonal Approximations – signatures - Boundary segments - Skeletons; Boundary Descriptors - Regional descriptors	4
	Textbooks	
1	Textbooks Digital Image Processing", R.C. Gonzalez and R.E. Woods, 3rd Edition, Prentice-H	all
1		all
1	Digital Image Processing", R.C. Gonzalez and R.E. Woods, 3rd Edition, Prentice-H	all
1	Digital Image Processing", R.C. Gonzalez and R.E. Woods, 3rd Edition, Prentice-H References Fundamentals of Digital Image Processing - A.K. Jain	all
1	Digital Image Processing", R.C. Gonzalez and R.E. Woods, 3rd Edition, Prentice-H References	all

	CO-PO Mapping													
Programme Outcomes (PO)													PSO	
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3													2
CO2		3												2
CO3				2										2
CO4	2													2

The assessment is based on MSE, ISE and ESE.

MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

		W		of Engineering, S	Sangli			
				2025-26				
				Information				
Progra	amme		B.Tech. (Electronics					
Class,		ster	Third Year B. Tech.					
Cours			7EN333	Sein. VI				
Cours			Professional Elective	2 Internet of Things				
				ntation, Embedded Sys				
Desire	eu Keq	uisites:	Electronics mstrumer	manon, Embedded Sys	lem			
Т		a Cahama		Evanination Caham	a (Marilya)			
		g Scheme	MCE	Examination Schem	, ,	7D 4 1		
Lectur		2 Hrs/week	MSE	ISE	ESE	Total		
Tutori		-	30	20	50	100		
Practi		-						
Intera	ction	-		Credits: 3				
			Course	Objectives				
1	To in	troduce the fun	damentals, challenges,	and enabling technolo	gies of the Internet	of Things		
	(IoT)			1 1616				
2	archi	To familiarize students with IoT networking protocols, M2M communication, and system architectures.						
3	То рі	To provide understanding of security aspects, cloud integration, and data analytics in IoT.						
4		To explore real-world applications of IoT through case studies in smart environments.						
		Cou	rse Outcomes (CO) v	vith Bloom's Taxonon	ny Level			
At the	end of		students will be able to		<u>, , , , , , , , , , , , , , , , , , , </u>			
CO1				nges, and enabling tech	nologies of IoT.	Understand		
CO2	Com	pare and analy	ze various IoT protoco	ols and M2M communi	cation architectures.	Analyze		
CO3	Expl	ain IoT security	threats and suggest a	ppropriate mitigation to	echniques.	Analyze		
CO4			ed IoT architectures an	d evaluate real-world a	applications using	Evaluate		
	case	studies.						
Modu				Contents		Hours		
			als and Challenges:					
I	- 1		· · · · · · · · · · · · · · · · · · ·	Design considerations	of IoT, IoT	3		
	eı	nabled Technol	ogies, Applications of	lol				
	N	atworking E	damentals and proto	eole:				
II				d communication techn	valagies for IaT:	4		
11			LowPAN, RFID, Wir					
	- 1		Role of Gateways and	, , ,	, ,			
			chine communication:					
III				architecture of sensor i	node, Node types,	4		
				ower Optimization and				
		oT Security:	•	·				
IV		•	es, Threats and risk, Fi	irewalls data security, (Common attacks.	3		
				gies, Encryption, Author	entication, and			
	B	lockchain in Io	Τ					

V	Sensor Cloud and Data Analytics Fundamentals: cloud computing and virtualization concepts, Cloud Architecture, Cloud computing, benefits, challenges, risks Cloud services, introduction to software defined network, Role of Data Analytics in IoT.	3						
VI	IoT Applications: IoT Case Studies with Cloud: Smart cities, Smart Homes, Smart Agriculture, Smart Energy, Smart vehicles	3						
Text Books								
1	Sudip Misra, Chandana Roy, Anandarup Mukherjee, "Introduction to Industrial Internet of Things and Industry 4.0" 2021							
	References							
1	D.E. Comer "Internetworking with TCP/IP", Vol. I (4th Edition), II, III (PHI)							
2	Olivier Hersent David Roswarthick "Internet of Things Applications and Protocols." Wiely							
3	William Stallings "Foundations of Modern Networking: SDN, NFV, QoE, IoT and Cloud" Pearson Education							
Useful Links								
1	https://onlinecourses.nptel.ac.in/noc21 cs17/preview							

	CO-PO Mapping													
		Programme Outcomes (PO)								PS	PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3	1	1										3	
CO2		3		3	2									2
CO3		3		3	3								1	3
CO4			2	2	3								1	

The strength of mapping is to be written as 1,2,3; Where, 1:Low, 2:Medium, 3:High Each CO of the course must map to at least one PO.

Assessment

The assessment is based on MSE, ISE and ESE. MSE shall be typically on modules 1 to 3.

ISE shall be taken throughout the semester in the form of teacher's assessment. Mode of assessment can be field visit, assignments etc. and is expected to map at least one higher order PO.

ESE shall be on all modules with around 40% weightage on modules 1 to 3 and 60% weightage on modules 4 to 6.

	Walchand College of Engineering, Sangli (Government Aided Autonomous Institute)								
AY 2025-26									
	Course Information								
Progra	Programme B. Tech. (Electronics Engineering)								
Class,	Class, Semester Third Year B. Tech., Sem VI								
Course Code 7EN373									
Course	e Name		Digital Image Pr	ocessing Lab					
Desire	d Requisi	tes:	Digital Signal Pr						
			, ,	-					
7	Teaching	Scheme		Examination	Scheme (Marks)				
Practi	cal	2 Hrs/	LA1	LA2	Lab ESE		Total		
		Week							
			30	30	40		100		
				Cr	edits: 1				
			Cours	se Objectives					
1	To lea	ırn digital imag	e processing techn	iques and apply in	practical problem	s using	MATLAB		
		Course	e Outcomes (CO)	with Bloom's Ta	xonomy Level				
At the			dents will be able						
CO1				mage Processing in	n spatial domain		Explain		
CO2			in analysis of digit				Apply		
CO3				echniques to image	e		Utilize		
CO4	Perform	color image pr	ocessing				Demonstrate		
		I	List of Experimen	ts / Lab Activities	s/Topics				

List of Lab Activities:

1. Image Operations in spatial domain

- Brightness Enhancement
- Brightness Suppression
- Contrast Manipulation
- Histogram Equalization
- Determination of Image Negative
- Threshold Operation
- Gray level slicing without preserving background
- Gray level slicing with background
- Logarithmic Transformation
- Power Law Transformation
- Spatial domain Filtering
- Noise minimization using averaging filter
- Noise minimization using median Filter
- Un-sharp masking
- Bit-plane slicing

2. Image Operations in Frequency domain

- Low pass filter
- High pass filtering
- Band pass filter

3. Image Arithmetic

- Addition
- Subtraction
- Multiplication
- Division
- Blending
- Histogram Equalization
- Histogram Specification

4. Image Restoration and denoising

- Create motion blur
- Inverse filtering
- Psudo inverse filter
- Wiener filter

5. Colour Image Processing

- Extraction of Red Green and Blue Components of colour image
- Removal of RGB Plane
- Histogram of a colour image
- Histogram equalization of a colour image
- Various types of filtering of a colour image
- Pseudo-colouring Operation

	Textbooks							
1	"Digital Image Processing Using MATLAB", R.C. Gonzalez and R.E. Woods, 3rd Edition,							
1	Prentice-Hall							
	References							
1	Fundamentals of Digital Image Processing - A.K. Jain							
	Useful Links							
1	NPTEL							

	CO-PO Mapping													
		Programme Outcomes (PO)								PS	PSO			
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3													2
CO2		3												2
CO3				2										2
CO4	2													2

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

	Walchand College of Engineering, Sangli (Government Aided Autonomous Institute)								
AY 2025-26									
			Course	Information					
Progra	Programme B.Tech. (Electronics Engineering)								
Class, Semester Third Year B. Tech., Sem VI									
Cours	e Code		7EN374						
Cours	e Name		Real Time Opera	ting System Lab					
Desire	d Requisi	tes:	Theory/Lab Cour	ses with C program	ming, Microcontro	oller Per	ipherals		
			and Interfacing, E	Embedded System I	Design.				
	Teaching				Scheme (Marks)				
Practi		2 Hrs/ Week	LA1	LA2	Lab ESE	Total			
Intera	Interaction - 30 30 40 10						100		
	Credits: 1								
	Course Objectives								
1				n, and Programming			ed System.		
3				rience of RTOS and ory with the RTOS		by it.			
3				ns and facilitate for		ne ucina	Linux and		
4	RTOS.	uc exposure to r	ndustry apprication	is and facilitate for	writing application	ns using	Liliux aliu		
				vith Bloom's Taxo	nomy Level				
			lents will be able to						
CO1				ms / scripts for Em			Apply		
COL				ustrative programs			Analyze		
CO2	Tools)	e, and event ma	nagement, using a	simulator. (Progran	nming skill, Mode	rn			
		nd implement F	RTOS-based applic	ations utilizing sen	naphores, mailbox	es, and	Evaluate		
CO3				resource managem					
	T 1		DECC!	1 1 ~	. 1		<u> </u>		
CO4				d application. Creas. (Programming			Create		
		k, Modern Tool				unu			

List of Experiments / Lab Activities/Topics

List of Lab Activities:

- 1. Experiments to revise an Embedded System Design
- 2. Experiment to study Linux distribution installation, configuration and basic commands of it.
- 3. Experiment to study configuration for an Embedded Linux Board.
- 4. Experiment to access GPIO of an Embedded Linux Board to control components / devices interfaced to it.
- 5. Demonstration of RTOS based application in keil micro vision
- 6. Writing of RTOS based application.
- 7. Finding the type of kernel for a given RTOS (Pre-emptive or Non-pre-emptive)
- 8. Semaphore for managing shared resource and task synchronization
- 9. Demonstration of Clock tick and its effect of event timing in RTOS based systems.
- 10. Semaphore for event synchronization
- 11. Using mailbox facility in RTOS
- 12. Using queue facility in RTOS
- 13. Avoiding deadlock in RTOS

Textbooks							
1	Chris Simmonds, "Mastering Embedded Linux Programming", Second Edition.						
2	Derek Molloy ,"Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux" first Edition,						
3	Jean J. Labrosse, "MicroC OS II: The Real Time Kernel" CMP books publication ISBN: 978-1578201037						

Walchand College of Engineering, Sangli

(Government Aided Autonomous Institute)

AY 2025-26

		Co	urs	e In	forn	nati	on	
- T	1	(T)1		•	_			

ProgrammeB.Tech. (Electronics Engineering)Class, SemesterThird Year B. Tech., Sem. VI

Course Code 7EN375

Course Name Professional Elective II -Internet of Things Lab

Desired Requisites: Sensors and Instrumentation, Embedded System

Teaching	Scheme	Examination Scheme (Marks)						
Practical	2 Hrs/ Week	LA1 LA2 Lab ESE To						
Interaction	- Hrs/ Week	30	30	40	100			
		Credits: 1						

	Course Objectives							
	Course Objectives							
1	To provide understanding of the Internet of Things concepts.							
2	To demonstrate sensor node architecture and communication.							
3	To understand applications of Internet of Things and its usefulness for society.							
	Course Outcomes (CO) with Bloom's Taxonomy Level							
At the	end of the course, the students will be able to,							
CO1	Design sensor node	Apply						
CO2	Compare various connectivity and communication technologies	Analyze						
CO3	Simulate/Design applications for solution building in IoT domain	Create						

List of Experiments / Lab Activities/Topics

List of Lab Activities:

- 1. Introduction to IoT Devices: Arduino, Raspberry Pi, Node-MCU, etc.
- 2. Sensor Interfacing:

Different sensors with IoT devices.

Collecting sensor data and displaying it on the device

3. Actuator Control:

Controlling actuators using IoT devices.

- 4. Data Logging and Visualization:
 - Logging sensor data on IoT devices or cloud platforms. sensor data using graphs or web interfaces
- 5. Handling Cloud Database
- 6. IoT Energy Management: Optimizing power consumption through sleep modes, duty cycling, and low-power components, Implementing basic security measures for IoT devices
- 7. Use of IoT public cloud for data storage and processing
- 8. Mini Project based on All labs.

	Textbooks						
1	"Introduction to Industrial Internet of Things and Industry 4.0" Sudip Misra, Chandana Roy, Anandarup Mukherjee 2021						
	References						
1	"Internet of Things Applications and Protocols", Wiely publication 2nd Ed.						
2	William Stallings "Foundations of Modern Networking: SDN, NFV, QoE, IoT and Cloud" Pearson Education						

	Useful Links													
	-													
	CO-PO Mapping													
Programme Outcomes (PO)										PSO				
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	01 3								2					
CO2	3													
CO3					3				3				2	

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing (min 40 %), LA1+LA2 should be min 40%

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.

	Walchand College of Engineering, Sangli (Government Aided Autonomous Institute)								
	AY 2025-26								
			Course	Information					
Programme B. Tech. (Electronics Engineering)									
Class,	Semester		Third Year B. Te	ch., Sem-VI					
Cours	e Code		7CEEN345						
Cours	e Name		Mini Project (Fie	ld Project)					
Desire	d Requisi	tes:	ECAD, ICA, Dig	ital Signal Process	sing, Embedded System I	Design,			
	_		Digital Signal Pro	ocessing					
				-					
,	Teaching Scheme Examination Scheme (Marks)								
Practi	cal	2 Hrs/ Week	LA1	LA2	Lab ESE	Total			
Intera	ction	-	30	30	40	100			
			Credits: 1						
			Cours	e Objectives					
	To provi	de students han	ds on experience o	n, troubleshooting	, maintenance, fabricatio	n, innovation,			
1			ntation etc. thereby	y enhancing the ski	ill and competency part of	f technical			
	education		•	4					
2	+			lture within the in		1			
3		ate innovative al year project.	thinking and pract	ice based learning	and thereby preparing str	idents for			
			nce cell within den	artments to ensure	optimal usage of infrastr	ucture			
4	Facilities		iii con ,, mini dep		op militar acage or militar				
		Course	Outcomes (CO)	with Bloom's Tax	onomy Level				
			dents will be able t						
CO1		<u> </u>	nage a minor proje			Understand			
CO2	Propose	research probl	em and present it	t in a clear and o	distinct manner through	Apply			

List of Experiments / Lab Activities/ Topics

Create

Analyze

Mini Project Description:

different oral, written and design techniques.

Construct the circuit using hardware and/or software.

Execute the project and comment upon the results of it.

CO₂

CO₃

CO₄

A project group shall consist of normally 3 students per group. The mini project will involve the design, construction, and debugging of an electronic system approved by the department. Each student should conceive, design and develop the idea leading to a project/product. The theme of the project should be related to electronics engineering discipline to be decided by the students based on the societal needs after an exhaustive survey.

Each student must keep a project notebook/logbook. The project notebooks will be checked periodically throughout the semester, as part of in-semester-evaluation. The student should submit a soft bound report at the end of the semester. The final product as a result of mini project should be demonstrated at the time of examination.

Textbooks						
1	Electronics Projects For Dummies, by by Earl Boysen and Nancy Muir, Published by Wiley					
1	Publishing, Inc., 2006					
2	Make: Electronics, by Charles Platt, Published by Maker Media, 2015					

3	
4	
	References
1	A. E. Ward, J.A.S. Angus, "Electronic Product Design", Stanley Thrones (Publishers) Limited,
1	1996.
2	Paul Horowitz, Winfield Hill, "The Art of Electronics", Cambridge University Press, 1989
3	
4	
	Useful Links
1	
2	
3	
4	

	CO-PO Mapping													
	Programme Outcomes (PO)								PSO					
	1	2	3	4	5	6	7	8	9	10	11	12	1	2
CO1	3	3								2	2			2
CO2			3		2									
CO3			3		2						1		1	1
CO4		2							3	3				

The strength of mapping is to be written as 1,2,3; where, 1: Low, 2: Medium, 3: High Each CO of the course must map to at least one PO, and preferably to only one PO.

Assessment

There are three components of lab assessment, LA1, LA2 and Lab ESE.

IMP: Lab ESE is a separate head of passing.(min 40 %), LA1+LA2 should be min 40%

Assessment	Based on	Conducted by	Typical Schedule	Marks
LA1	Lab activities, attendance, journal	Lab Course Faculty	During Week 1 to Week 8 Marks Submission at the end of Week 8	30
LA2	Lab activities, attendance, journal	Lab Course Faculty	During Week 9 to Week 16 Marks Submission at the end of Week 16	30
Lab ESE	Lab activities, journal/ performance	Lab Course Faculty and External Examiner as applicable	During Week 18 to Week 19 Marks Submission at the end of Week 19	40

Week 1 indicates starting week of a semester. Lab activities/Lab performance shall include performing experiments, mini-project, presentations, drawings, programming, and other suitable activities, as per the nature and requirement of the lab course. The experimental lab shall have typically 8-10 experiments and related activities if any.